A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics | IEEE Conference Publication | IEEE Xplore