Internal ECL-BiCMOS translator circuits in half micron technology

BiCMOS associates high-speed circuits with the low power requirements of CMOS. Traditional BiCMOS circuits are mainly CMOS-based with bipolar buffers to improve driving capability and speed. Increased performance can be obtained with BiCMOS technology if CMOS/BiCMOS circuits are merged with an ECL (emitter-coupled logic) low swing circuit. Mixing of logic is possible if very-high-speed level translators for levels conversion are designed. The benefits of such an approach in 0.5- mu m BiCMOS technology have been estimated for the proposed ECL-to-CMOS-level convertor circuits.<
>