Mixed-mode simulations for power-on ESD analysis

The transient behavior of an on-chip ESD protection device and off-chip components under systemlevel ESD stress is analyzed with mixed-mode simulations. A detailed transient analysis is required to prevent thermal failure when no supply voltage is applied and to prevent latchup when the supply voltage is applied.