Latch-up characterization and checking of a 55 nm CMOS mixed voltage design

Mixed Voltage Design has become predominant in the semiconductor industry due to the integration of high voltage and low voltage circuits in the pad ring. Latch-up characterization and analysis of a 55 nm CMOS technology has been done to determine the effects of various protection strategies on the trigger and holding parameters of SCRs to develop a design rule checker.