Switching protocol synthesis for temporal logic specifications | IEEE Conference Publication | IEEE Xplore