On Modeling Top-down VLSI Design | IEEE Conference Publication | IEEE Xplore