Device and process optimization for a low voltage enhancement mode power heterojunction FET for portable applications | IEEE Conference Publication | IEEE Xplore