SITAR-an efficient 3-D simulator for optimization of nonplanar trench structures

A 3-D device simulator which allows the investigation of the electrical behavior of nonplanar trench-type device structures is presented. It has been used to analyze leakage due to punchthrough between neighboring trench capacitors, depending on geometry and doping profiles. Using an analytical model to estimate the leakage current and a completely vectorized solution algorithm for all three semiconductor equations, the program proved to be a very efficient tool for optimizing the cell size of 4- and 16-Mb DRAMs.<
>