Evaluation of 3D interconnect routing and stacking strategy to optimize high speed signal transmission for memory on logic | IEEE Conference Publication | IEEE Xplore