An FPGA architecture for DRAM-based systolic computations | IEEE Conference Publication | IEEE Xplore