A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technology | IEEE Conference Publication | IEEE Xplore