FinFET parasitic resistance reduction by segregating shallow Sb, Ge and As implants at the silicide interface | IEEE Conference Publication | IEEE Xplore