A 1Gbit SDRAM With An Independent Sub-array Controlled Scheme And A Hierarchical Decoding Scheme | IEEE Conference Publication | IEEE Xplore