A Multi-page Cell Architecture For High-speed Programming Multi-level NAND Flash Memories | IEEE Conference Publication | IEEE Xplore