Invited talk: Logic scaling assessment in 20nm and beyond under electrical and litho constraints | IEEE Conference Publication | IEEE Xplore