Design methodology for fault tolerant ASICs | IEEE Conference Publication | IEEE Xplore