Process variation compensation with effective gate-width tuning for low-voltage CMOS digital circuits

Recently, as CMOS devices become smaller, process variation, especially threshold voltage variation, significantly influences circuit characteristics under lower supply voltage. This paper proposes a process variation compensation technique with effective gate-width tuning as well as body biasing.