Device Circuit Co-Design Issues in Vertical Nanowire CMOS Platform | IEEE Journals & Magazine | IEEE Xplore