Discrete-state analysis technique for accurate estimation of switching activities in embedded CMOS combinational circuits

This paper proposes a new technique to estimate the transition rates in embedded CMOS combinational circuits based on the state of the synchronized discrete-time logic signal. To aid the estimation of transitional effects when propagation delays are considered, we also propose an enhanced technique to estimate the delay-dependent transition rates at internal circuit nodes based on our previous studies.