Survey of low power techniques for ROMs

This paper presents a survey of low power techniques for Read Only Memories (ROMs). Significant savings in power dissipation are achieved through the use of techniques at the circuit and architecture level. The ROM circuits have been designed in O.35 /spl mu/m CMOS technology and simulated using PowerMill.