Designing Chip-Level Nanophotonic Interconnection Networks | IEEE Journals & Magazine | IEEE Xplore