A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates | IEEE Journals & Magazine | IEEE Xplore