Logical circuit gate sizing using MPSO guided by Logical Effort - an examination of the 12-stage ripple carry adder circuit | IEEE Conference Publication | IEEE Xplore