Optimization of circuitry for power and area efficiency by using combination between latch and register | IEEE Conference Publication | IEEE Xplore