Corrections to “A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters” [Feb 11 264-275] | IEEE Journals & Magazine | IEEE Xplore