A hierarchical, automated target recognition algorithm for a parallel analog processor | IEEE Conference Publication | IEEE Xplore