A systolic array architecture for implementing a fast parallel decoding algorithm of one-point AG codes | IEEE Conference Publication | IEEE Xplore