Grate Lobes / Side Lobes Suppression for Sparse Array Design by Using Genetic Algorithms | IEEE Conference Publication | IEEE Xplore