Two-level soft error vulnerability prediction on SMT/CMP architectures | IEEE Conference Publication | IEEE Xplore