A modified asynchronous chaotic neural network model for VLSI implementation | IEEE Conference Publication | IEEE Xplore