The comparative study of two analytical methods for detection and elimination of the static hazard in Combinational Logic Circuits | IEEE Conference Publication | IEEE Xplore