Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area | IEEE Journals & Magazine | IEEE Xplore