3D electro-thermal simulations of analog ICs carried out with standard CAD tools and Verilog-A | IEEE Conference Publication | IEEE Xplore