Investigation of reduced models of capacitive loaded interconnects for the high-speed SI applications | IEEE Conference Publication | IEEE Xplore