Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects | IEEE Journals & Magazine | IEEE Xplore