An optimizer for hardware synthesis | IEEE Journals & Magazine | IEEE Xplore