An optimal formulation for test scheduling network-on-chip using multiple clock rates | IEEE Conference Publication | IEEE Xplore