Design of a 10-bit 40 MS/s pipelined ADC using 1.5-bit with current-mode reference shifting | IEEE Conference Publication | IEEE Xplore