Heterostructure FET model including gate leakage | IEEE Journals & Magazine | IEEE Xplore