A High Performance, Parallel Architecture For The Least Squares Method | IEEE Conference Publication | IEEE Xplore