Admittance characterization and interface trap property extraction for Ge/III-V MOS structures | IEEE Conference Publication | IEEE Xplore