A Task-level Hierarchical Memory Model For System Synthesis Of Multiprocessors | IEEE Conference Publication | IEEE Xplore