Hierarchical 2-D Field Solution For Capacitance Extraction For VLSI Interconnect Modeling | IEEE Conference Publication | IEEE Xplore