Efficient Testing Of Clock Regenerator Circuits In Scan Designs | IEEE Conference Publication | IEEE Xplore