Calculating worst-case gate delays due to dominant capacitance coupling | IEEE Conference Publication | IEEE Xplore