Physical Synthesis with Clock-Network Optimization for Large Systems on Chips | IEEE Journals & Magazine | IEEE Xplore