A 3-ghz 25-mw Cmos Phase-locked Loop | IEEE Conference Publication | IEEE Xplore