A 2.6-ns Wave-pipelined CMOS SRAM With Dual-sensing-latch | IEEE Conference Publication | IEEE Xplore