A Staggered Nand Dram Array Architecture For A Gbit Scale Integration | IEEE Conference Publication | IEEE Xplore