Compressing address trace data for cache simulations | IEEE Conference Publication | IEEE Xplore